



08/14/97

69861 U.S. PTO

Aff
PATENT
Docket No. 420099-654
LLC P-2880/1D

I certify that on **August 14, 1997**, which is the date I am signing this certificate, this correspondence and all attachments mentioned are being deposited in the United States Postal Service as Express Mail addressed to: BOX NEW APPLICATIONS, Commissioner of Patents and Trademarks, Washington, D.C. 20231

Express Mail No. EI143570081US

Cheryle A. Healion

Cheryle A. Healion

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Attorney Docket No: 420099-654

Prior Application Examiner: T. Arroyo

Prior Application Art Unit: 2503

Anticipated Classification: Class: 437 Subclass: 183

DIVISION-CONTINUATION PROGRAM APPLICATION TRANSMITTAL FORM

To the Commissioner of Patents and Trademarks:

This is a request for filing a [] continuation [X] divisional application under 37 C.F.R. 1.60, of pending prior application

Serial No.: 08/747,325

Filed on: November 12, 1996

Entitled: FLIP CHIP BUMP DISTRIBUTION ON DIE

by the following named inventor: Mike Liang

1. Enclosed is a copy of the latest inventor-signed prior application, including:

1 page Cover Sheet;
5 pages of Specification;
5 pages of Claims;
1 page of Abstract;
10 sheets of Drawings (including FIGS. 1-7);
2 pages of an executed Declaration, Power of Attorney and Petition.

2. The filing fee is calculated below:

Claims as filed, less any claims canceled by paragraphs 5 and 12.

		SMALL ENTITY	LARGE ENTITY
Basic Fee -----		= \$ 385)	(= \$770)
Total Claims exceeding 20 : x		(\$ 11 =)	(\$ 22 =)
Indep. Claims exceeding 3 : x		(\$ 40 =)	(\$ 80 =)
[] Multiple Dep. Claim(s): +		(\$130 =)	(\$260 =)
Total	=	\$ _____	or \$770.00

3. A check in the amount of \$770.00 is enclosed.
4. The Commissioner is hereby authorized to charge any required fees associated with this communication or to credit any overpayment to Deposit Account No. 16-2230. The original and two copies of this document are enclosed.
5. Cancel in this application original claims _____ before calculating the filing fee.
[At least one original claim must be retained for filing purposes.]
6. Amend the specification by inserting before line _____ on page _____ the sentence:
-- This is a _____ application of Serial No. _____, filed _____
--
- 7.a. Transfer the formal drawings from the pending prior application to this application and abandon said prior application as of the filing date according this application. A duplicate copy of this sheet is enclosed for filing in prior application file.
- 7.b. Copies of the formal drawings are enclosed.

- 7.c. [] New Formal Drawings are enclosed.
7.d. [] Informal drawings are enclosed.
8. [] The date of priority is hereby claimed under the International Convention of
9. [] The prior application is assigned of record to LSI Logic Corporation.


Reel: 8306 Frame(s): 0617

10. [X] The Power of Attorney in the prior application is to the attorneys of Poms, Smith, Lande & Rose.
11. [X] Address all future correspondence to:

OPPENHEIMER POMS SMITH
2029 CENTURY PARK EAST, 38TH FLOOR
LOS ANGELES, CALIFORNIA 90067-3024
Attn: Douglas N. Larson, Esq.

12. [X] A Preliminary Amendment is enclosed.
13. [] Small entity status of this application is established by the verified statement under
37 CFR 1.9 and 1.27 which
[] is enclosed.
[] has been submitted in a prior application.
14. [] Also enclosed is [are]

Respectfully submitted,



Douglas N. Larson
Registration No. 29,401

Dated: August 14, 1997

OPPENHEIMER POMS SMITH
2029 Century Park East, 38th Floor
Los Angeles, California 90067-2024
Telephone (310) 788-5000
Facsimile (310) 277-1297

PATENT
DOCKET NO. 420099-654
LLC P-2880/1D

I hereby certify that this correspondence and any attachments are being deposited August 14, 1997, with the United States Postal Service as Express Mail in an envelope addressed to: Box New Application, Honorable Commissioner of Patents and Trademarks, Washington, D.C. 20231.
Express Mail No. E1143570081US

Cheryle A. Healion

Cheryle A. Healion

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application Of:)
MIKE LIANG)
Serial Number:)
Filed: Herewith) Group Art Unit:
Entitled: **FLIP CHIP BUMP DISTRIBUTION ON DIE**) Examiner:

)

Box New Application
Honorable Commissioner of Patents and Trademarks
Washington, D.C. 20231

PRELIMINARY AMENDMENT

Sir:

Preliminary to the initial Office Action, please amend the above-captioned divisional application as set forth below.

In The Title:

Please amend the title to read --METHOD FOR DISTRIBUTING CONNECTION PADS ON A SEMICONDUCTOR DIE--.

In The Specification:

On page between the title and "BACKGROUND OF THE INVENTION" insert:

--CROSS-REFERENCE TO RELATED APPLICATION

This is a divisional of copending application Serial No. 08/747,325, filed November 12, 1996.--


In The Claims

Please cancel without prejudice or disclaimer claims 1-21.

Remarks

It is requested that the Examiner take the foregoing into account when considering this divisional application.

Respectfully submitted,



Douglas N. Larson
Registration No. 29,401

Dated: August 14, 1997

OPPENHEIMER POMS SMITH
2029 Century Park East, Suite 3800
Los Angeles, California 90067
Telephone: (310) 788-5000
Facsimile: (310) 277-1297

PATENT
Docket No. P-2880
115-239

FLIP CHIP BUMP DISTRIBUTION ON DIE

BY

Mike Liang


"Express Mail" Receipt No. EH276379867US

Date of Deposit November 12, 1996

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

PATRICIA A. GARRETT

Name of Person Mailing

A handwritten signature in black ink, appearing to read "Patricia A. Garrett".

Signature of Person Mailing

FLIP CHIP BUMP DISTRIBUTION ON DIEBACKGROUND OF THE INVENTIONField of the Invention

This invention relates to integrated circuit packaging, and more particularly to an efficiently designed integrated circuit flip-chip die providing access to chip signals.

Description of the Related Art

Modern high performance integrated circuit, or IC, chips require large numbers of interconnections between the upper level IC structure, or die, and the lower level IC structure, or package. The large number of interconnections are necessary to perform complex operations. Prior methods for providing these interconnections include wire bonding, wherein the die is mounted to the package or substrate with connections between the top surface of the die and the surface of the package. The die and package are then mounted to the motherboard. Another known method for providing connections is through tape automated bonding (TAB). These methods are inherently inefficient for providing power and I/O to the die because limited space is available on the periphery of the die for wire bond or tape pads. Space at the periphery of the die which must be used for bonding translates into space which is unavailable for active circuitry. Further, the resistance and limited inductance associated with the wiring connecting the surface of the die to the package is frequently inadequate for ICs having high performance requirements.

As modern ICs perform numerous functions, package terminals and die conductors are constantly requiring a greater number of I/O and power connections. With current ICs sometimes requiring thousands of connections within a limited space on the die, terminal sizing and spacing must be highly precise in order to form the proper connection between the die and the terminal pattern formed on the associated package.

A method used to join the die to the package which provides

adequate bonding and power-I/O capability is the "flip-chip" packaging process. The flip-chip process utilizes an IC flip-chip, which is a monolithic semiconductor unit having bead-like solder bump terminals provided on one face of the chip. These 5 bumps are densely packed together on the die surface, thereby facilitating electrical connections to the substrate. A flip-chip configuration provides access to more core area for a given die size. Bump pitches of 250 micrometers on the surface of the flip-chip is typical. Allowing bumps over active circuitry 10 yields greater silicon utilization. The proximity of the solder bumps on the die to the associated terminals on the package have the further benefit of decreasing the overall resistance in transmitting power or signals between the package and the die, improving overall system performance.

15 The problem with flip-chip designs is providing an efficient arrangement and orientation of the interconnections from the bumps to the outlying packaging. High performance ICs frequently require hundreds or even thousands of interconnections for input/output (I/O) or power and ground. 20 Flip-chip interconnections must satisfy power ratio constraints, where the number of I/O interconnections drive the total number of power connections on the chip. The ratio between the number of I/O connections and power connections to support modern chip specifications are in the 4 to 1 range. I/O to power ratios of 25 5 to 1 or 6 to 1 are not unusual. These power ratios translate into a requirement that no more than four times as many I/O connections as power source connections can exist between the die and the package.

Pitch requirements typically mandate regular intervals 30 between the bumps, further limiting bump placement and organization. Current pitch requirements for typical package-die arrangements are approximately 8 to 10 mils (center-to-center) between bumps for a flip-chip configuration.

It is an object of the current invention to provide an 35 adaptable and efficient flip-chip distribution on the surface of a die for a packaging arrangement requiring hundreds or

thousands of interconnections between the semiconductor die and package, whereby the arrangement provides maximum usage of the die surface for a given pitch ratio.

It is a further object of the current invention to provide
5 an adaptable packaging arrangement able to support and efficiently operate an IC chip with a signal to power ratio down to four to one and an I/O cell pitch of approximately 2.5 mils.

It is another object of the current invention to provide an
10 adaptable packaging arrangement which adequately and efficiently provides power to the chip core while satisfying the aforementioned design constraints.

SUMMARY OF THE INVENTION

According to the preferred embodiment of the present invention, there is provided an arrangement of bump pads for use
15 on a face of a semiconductor die. The arrangement comprises four corner regions, each corner region comprising multiple I/O bump pads and power bump pads. The corner regions adjoin two edges of said die, and layout of the corner region is a specialized arrangement depending upon the size of the die,
20 signal to power ratios, and the core power requirements. The arrangement also comprises multiple edge regions having multiple I/O bump pads and power bump pads. The edge regions are located along the edges of the die and are interleaved between the corner regions.

The dimensions of the corner regions and the edge regions depend upon the power to signal ratio of the region. For a power to signal ratio of four to one, as shown in the preferred embodiment, four I/O signals per power signal pair (Vdd and Vss), exclusive of the core power required, is provided herein.
25 For such an arrangement, a corner region of six by six, or thirty six bumps, is provided arranged according to a method which designates the layout of the corner region to provide multiple sectors where power bump pads adjoin the edge of the die surface.

35 Also provided in the preferred embodiment is a core power

region having multiple power bump pads. This power region is centrally located within the edge regions and the corner groups. As the core requirements may mandate an odd number of rows and columns of bumps for the core, an alternate embodiment provides
5 a "checkerboard" arrangement wherein a balanced number of core power regions transmit power along power rails to the edge of the die surface.

With respect to bump connections, the preferred embodiment has multiple power rails connecting the core power bumps to the
10 edge of the surface of the die, where there is located a power ring. This power ring connects the Vdd and Vss signals for all corner regions and edge regions, thereby providing power to the IC. The I/O bumps are connected to I/O cells, and connections from I/O bumps to I/O cells requires that the I/O bump furthest
15 from the I/O cell or power bumps be in one direction, such as to the right, while the second furthest I/O bump connect to its I/O cell in the opposite direction. All remaining bumps are directionally balanced, and in the preferred embodiment, first and fourth bumps emanate redistribution traces in one direction,
20 such as rightward, while second and third are in the opposite direction, such as leftward. Adjacent linear arrays have redistribution traces emanating in opposite directions, such that the first I/O signal in one array emanates in a direction, such as rightward, while the first I/O signal in the adjacent
25 arrays emanate in the opposite direction, say leftward.

According to a second embodiment provided herein, there is provided a die surface arrangement for use where core power is not critical, or signal to power ratios are of little import. According to this second embodiment, there is provided a die surface arrangement with two power bumps, one live voltage, or power, bump and one ground bump, and multiple I/O bumps, all bumps linearly aligned, with the ground and power bumps both located intermediate between the I/O bumps. The ground, power, I/O bumps form an array, and this array is replicated linearly
30 across the die surface forming a linear array arrangement, where preferably redistribution traces for adjacent arrays emanate in
35

opposite directions. The die surface arrangement comprises multiple linear array arrangements interspersed with multiple linearly aligned core power bumps.

Other objects, features, and advantages of the present
5 invention will become more apparent from a consideration of the following detailed description and from the accompanying drawings.

DESCRIPTION OF THE DRAWINGS

FIG. 1 is an illustration of the components used in
10 mounting a semiconductor die;

FIG. 2 illustrates implementation of an approximately five millimeter square flip-chip architecture having 400 bumps;

FIG. 3 shows the arrangement of an individual bump pad column, including an array of bumps and connections for I/O
15 signals and power;

FIG. 4A is an illustration of a 36 bump corner region arrangement in accordance with the current invention;

FIG. 4B is an illustration of a 25 bump corner region arrangement in accordance with the current invention;

FIG. 4C is an illustration of a 49 bump corner region arrangement in accordance with the current invention;

FIG. 4D is an illustration of a 64 bump corner region arrangement in accordance with the current invention;

FIG. 4E and 4F are a flowchart demonstrating design of a
25 corner region of dimension $N + 2$ bumps by $N + 2$ bumps, where N is the number of signals in an array;

FIG. 5 is an alternate embodiment of the power core wherein the core has an odd number of bumps;

FIG. 6 is an alternate embodiment of an array for use with
30 a die having decreased power or increased I/O requirements; and

FIG. 7 is an implementation of a plurality of the arrays of FIG. 6 and associated power rails and bumps.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 1 illustrates a flip-chip semiconductor die 10 having a series of gates or other logic elements constructed on its downward-facing surface 11. The die is mounted to a substrate 13 which is then affixed to a motherboard 14. Die 10 is typically bonded to the substrate by solder bumps. FIG. 2 presents the arrangement on the surface 11 of semiconductor die 10. Flip-chip die 10 has dimensions of 5.0174 millimeters by 5.0524 millimeters, and located thereon is a set of 400 bumps or bump pads, comprising 20 rows of 20 bumps. Substrate 13 is composed of any laminate material, such as ceramic or plastic wire traces through the layers leading from its top surface to underneath. The bumps on die 10 are formed of a high quality metal.

Power core bump pad block 201 consists of 64 bumps which provide power to the core of the IC 12 and which transmit power to the peripheral power connections, or core power ring 202A, via a series of power rails 212-219. The power core bump pad block 201 consists of a series of linearly aligned bump pads. The power bumps on the surface of the die supply power and ground to logic circuitry within the integrated circuit 12. The power core bump pad block 201 illustrated in this preferred embodiment consists of four rows of Vss connections to the peripheral power ring 202 and four rows of Vdd connections connected to the peripheral power ring 202 via eight power rails 212-219. Peripheral power ring 202 is divided into core power ring 202A and I/O power ring 202B. As shown in FIG. 4A, core power ring 202A is divided into Vss core power ring 203A, Vdd core power ring 203B, Vdd I/O power ring 203C, and Vss I/O power ring 203D. The four rows of Vss bump pads alternate with the four rows of Vdd bump pads.

The die also comprises four edge regions 203, 205, 207, and 209, each edge region comprises a plurality of linearly aligned bump pad arrays, each linearly aligned bump pad array having four I/O bump pads, one Vdd bump pad, and one Vss bump pad, all linearly aligned. For the 20 by 20 arrangement of FIG. 1 there

are eight bump pad arrays per edge region. Each edge region attaches to the peripheral I/O power ring 202B and borders the power core bump pad block 201.

The die 10 also has four corner regions 204, 206, 208 and 210, each having an arrangement of 36 bump pads per corner region. Orientation of the thirty six bump pads in each corner region 204, 206, 208 and 210 provides adequate power to the cells as well as sufficient I/O connections to provide power to the cell and I/O capability. All I/O bumps are connected to one of the set of I/O cells 211 lining the periphery of the cell. The pattern illustrated in FIG. 1 uses a single metal layer and provides power to the I/O cells 211 without dedicating individual slots for power use.

The method for arranging the die as shown in FIG. 1 requires first determining the ideal power/ground to signal ratio for the circuit. For every Vdd (power) and Vss (ground) power configuration, the die must comprise N I/O bumps based on the calculated ratio. For example, in the arrangement of FIG. 2, a four to one power/ground to signal ratio is possible, and for each Vdd and Vss power bump pad pair, N equals four because four I/O signals are provided, for a total of six bump pads. These six bump pads are arranged in columns and are replicated across the edge of the die 10 in edge regions 203, 205, 207 and 209. The corner regions are special cases, and the same six-by-six corner regions are used for all embodiments having a four to one signal to power ratio. ^(FIGURE 4A) The total number of columns on the face of the die 10 depends on the bump pitch, or distance between the bumps, where bump pitch is equal to N times the I/O device pitch, and N is an integer. For the preferred embodiment, I/O pitch is 63 micrometers, so the bump pad pitch is 252 micrometers (approximately 2.5 mils) for the four to one power ratio on the 5.0174 millimeter by 5.0524 millimeter die.

An illustration of an arrangement of the linear bump pad array 300 is presented in FIG. 3. Each array 300 contains four I/O bump pads 301, 302, 303, and 304 and two power bump pads, a Vdd bump pad 305 and a Vss bump pad 306. These bump pads are

arranged in a single column with the I/O bump pads 301, 302, 303, and 304 adjacent one another, the Vdd bump pad 305 neighboring the I/O bump pads, and the Vss bump pad 306 next to the Vdd bump pad 305. The Vss bump pad 306 is thus closest to the periphery of the die 10 and the power ring 202. I/O bump pad redistribution traces 307, 308, 309, and 310 couple the I/O bump pads 301, 302, 303 and 304 to the peripheral clusters of I/O cells 211.

Vdd (power) bump 305 is connected to Vdd bus 313 at power connection point 311, while Vss (ground) bump 306 intersects Vss bus 314 at ground connection point 312. This bump pad array 300 is replicated through all the edge regions 203, 205, 207 and 209.

The ratio of four I/O signals for each Vdd/Vss pair provides adequate power/ground to signal ratio to supply the die, i.e. a ratio of four to one. For arrangements ~~requiring~~^{allowing} ^{ML} _{11/11/94} higher power/ground to signal ratios, such as five to one or more, the corner regions are arranged as shown in FIGS. 4A-D, ^{ML} _{11/11/94} and the corner regions for other dimensions are generated using the process of FIGS. 4E-F.

An alternate linear bump pad array arrangement reverses the locations of the signal bump pad 304 which is closest to the power bumps and the Vdd (power) bump 305. Such an arrangement thus comprises in order a series of three signal bump pads, the Vdd bump, the fourth signal bump pad, and the Vss bump.

The I/O bump pad redistribution traces 307, 308, 309, and 310 are wires which necessarily introduce resistance and inductance problems into the system. In order to provide balanced I/O signal resistance, inductance, and minimal parasitics, redistribution traces on adjacent linearly aligned bump pad arrays are arranged as mirror images of one another. For example, as shown in FIG. 3, first redistribution trace 307 is routed to the left of the bump pad array, second redistribution trace 308 to the right, third redistribution trace 309 to the left, and fourth redistribution trace 310 to the right. Adjacent linearly aligned bump pad arrays would have

a first redistribution trace routed to the right of the bump pad array, second redistribution trace to the left, and so on to balance overall resistance, inductance, and parasitics.

The corner regions in each situation are special cases.

5 The total size of each corner region is $(N+2)^2$ bumps, with N being an integer representing the total number of signals in each linearly aligned bump pad array. A single $(N+2)$ column is contained within each corner region. The remaining bump pads are arranged as special cases, such that power and I/O are
10 provided to the peripheral edge of the die 10 to the I/O power ring 202B and the I/O cells 211. FIG. 4A illustrates the preferred embodiment of a corner region with a four to one signal to power ratio and where N equals four. This yields a six by six corner region arrangement. FIG. 4B illustrates a
15 five by five corner region arrangement (N equal to three), while FIG. 4C is a seven by seven corner region, and FIG. 4D an eight by eight corner region. A flow chart for developing the corner region is presented in FIGs. 4E-F. As in these figures, corner regions must be square having dimensions $(N+2)^2$.

20 An expanded view of corner region 204 is shown in FIG. 4A. Each corner region consists of 24 I/O bump pads, six Vdd bump pads, and six Vss bump pads, for a total of 36 bump pads. The same interconnections to the power ring 202 and the plurality of I/O cells 211 are required and provided within the region.
25 However, as all bump pads cannot be linearly aligned without sacrificing valuable corner space, a specialized arrangement and grouping of bump pads is required. Here, the corner region 204 is divided into six distinct sectors: a corner region standard sector 41, a first left corner region sector 42, a first top corner region sector 43, a second left corner region sector 44, a second top corner region sector 45, and a corner region edge sector 46.

30 The corner region standard sector 41 illustrated in FIG. 4A has a similar configuration to the linearly aligned bump pad array 300 illustrated in FIG. 3. The preferred embodiment of
35

such an array is for the redistribution trace from the bump furthest from the edge of the die to radiate from the bump in the opposite direction as the next bump, as in FIG. 3. The first top corner region sector 42 comprises four I/O bump pads, 5 one Vss bump pad, and one Vdd bump pad, not linearly aligned. The bumps have three signals, one Vdd and one Vss signal aligned in the column form suggested in FIG. 3, with an additional signal bump in the next leftmost remaining column. The first top corner region sector 43 comprises a similar three signals in 10 the topmost row, one Vdd and one Vss signal aligned in row form as in FIG. 3. Again, first top corner region array group 43 contains an additional I/O signal bump in the next row at the leftmost side. The second left corner region sector 44 comprises one I/O bump pad, one Vss bump pad, and one Vdd bump 15 pad, linearly aligned in the leftmost remaining row, and three I/O bumps in the next remaining leftmost row. Second top corner region sector 45 has a single I/O bump pad, a single Vss bump pad, and a single Vdd bump pad linearly aligned, and the three remaining I/O cells also linearly aligned in the next topmost 20 row. The remaining bump pads are allocated to the corner region edge sector 46. All signals feed into respective I/O cell clusters. The layout of the first left corner region sector 42 is similar to and effectively the mirror image of first top corner region sector 43, and second left corner region sector 44 is similar to and effectively the mirror image of second top corner region sector 45. Placement of the Vdd and Vss bumps for 25 all sectors is no further than two bumps from the peripheral edge of the die 10.

The corner region 204 depicted in FIG. 4A is used in all 30 four corners of the die 10 and is available for any sized chip having 16 by 16 bumps or more on the surface 11 of the flip-chip die 10. The die surface must have a power core bump pad block 201 with dimensions of at least four by four, as smaller sized core bump dimensions do not provide both ground and power to the 35 core.

Referring now to FIGS. 4E-F, the flowchart illustrates the

methodology in allocating bumps in a corner region of dimension N+2 by N+2. Standard row allocation step 401 creates the first corner region row across the topmost row of the corner region. This row is similar to a standard row as in the edge regions
5 203, 205, 207, and 209 of FIG. 1. A counter M is set to 1 in counter set step 402. In leftmost remaining column establishment step 403, within the leftmost remaining column, as many bump pads as may be located within the column are designated as the (M+1)th sector. In topmost remaining row
10 establishment step 404, within the topmost remaining row, as many bump pads as may be located within the row are designated as the (M+2)th sector. In remainder of (M+1)th sector fill step 405, in the next leftmost remaining column, the (M+1)th sector is further filled with bump pads by locating bump pads from the
15 top within the leftmost remaining column. In remainder of (M+2)th sector fill step 406, in the next topmost remaining row, the (M+1)th sector is further filled with bump pads by locating bump pads within the left of the topmost remaining row. In sector completion evaluation step 407, if the M+1 and M+2 sectors are complete, i.e. comprise N+2 elements each, M is set
20 equal to M+2 in counter iteration step 408. If the M+1 and M+2 sectors are incomplete, i.e. comprise less than N+2 elements each, steps 405 and 406 are repeated by filling the leftmost remaining column and topmost remaining row with bump pads for the sector. This loop continues until the M+1 and M+2 sectors
25 are complete. Multiple remaining sector evaluation step 409 determines if more than one sector remains. If so, the process after the counter set step 402 is iteratively repeated until one or no sector remains. In last sector evaluation step 410, if only one N+2 sector remains, all bump pads in that sector are allocated as the final sector.

After allocating the bumps for the corner region, the connections to the cells are allocated in a similar fashion to those shown in FIG. 4A. Connections between the bump pads and
35 the I/O cells 204 and peripheral I/O power ring 202B require balanced I/O connections based on required resistance,

conductance, and parasitic parameters. Again, a balanced array requires that the connection from the bump furthest from the power bumps in a linear array must emanate from the I/O bump in the opposite direction of the second furthest I/O bump as shown 5 in the preferred embodiment of FIG. 3. This balancing in the topmost row of the corner region requires that the redistribution trace from the top left bump in the corner region 204 radiate upward while the redistribution trace from the second bump in the top row is downward. Vdd and Vss pads for 10 each sector are implemented no more than two bump pads away from the edge of the cell, as shown in FIGS. 4A-D, and in sector arrangements spanning greater than three columns or rows, Vdd and Vss bumps should be located whenever possible to a single side rather than in the center of the sector, as with the corner 15 region edge sector 46 of FIG. 4A. As shown in sectors 6 and 7 of FIG. 4C, such an arrangement is not always possible, and so leftmost and topmost skewing of the Vdd and Vss power is necessary. I/O signals are routed to the respective peripheral I/O cells 211. Thus, the corner region allocation process of 20 FIG. 4E-F ensures that Vdd and Vss bump pads are located at the outside edge of the cell, and neither power nor ground is more than two bump pads away from the edge of the cell. This procedure guarantees adequate power and I/O for each corner region.

25 As may be appreciated from the arrangement shown in FIG. 2, the same basic bump design applies to larger bump pad matrices, and may apply to smaller sized arrays of at least 16 by 16 bumps with a four by four power core power bump pad block 11. For example, for a 30 by 30, or 900 bump pad arrangement, the same 30 36 bump pad corner regions 204, 206, 208 and 210 would occupy space on the die. The edge regions 203, 205, 207 and 209 would be of increased dimension, i.e. for a 900 bump pad arrangement the edge regions would have 18 bump pad arrays each. The power core bump pad block 201 in such an arrangement would increase to 35 an 18 by 18 bump pad area, thereby providing increased power to the core.

The arrangement shown in FIG. 2 of corner regions 204, 206, 208, and 210, edge regions 203, 205, 207, and 209 and power core bump pad block 201 would also support a die 10 having rectangular dimensions. In such a design, the corner regions 5 204, 206, 208, and 210 remain square. Edge regions 203, 205, 207, and 209 remain an array of columns having N+2 bump pads, but the number of columns would increase or decrease to accommodate the dimensions of the rectangular die. The power 10 core bump pad block 201 in such an arrangement would also have rectangular dimensions and the same plurality of power rails (although possibly increased in number) as shown in FIG. 2.

A further arrangement the die surface is illustrated in FIG. 5. The bump pad arrangement of the power core bump pad block 201 when the die 10 consists of an odd number of power 15 core bump pads requires an alternate arrangement to overcome the inherent problem of having one additional row of power core bump pads, or one additional rail of either positive or ground which results. In such an odd-number of pads core, the second preferred embodiment is as illustrated in FIG. 5. The 20 arrangement of FIG. 5 is a seven by seven power core bump pad block, with eight rows of connections from live bumps to power ring 202 and eight rows of connections from ground bumps to power ring 202. This "checkerboard" arrangement provides an equivalent number of ground and live voltage pads, with one 25 additional bump pad per power core arrangement. As shown in FIG. 5, depending on power constraints, the extra bump in the upper left may be null, power, or ground. The core bump pad arrangement alternates rows of voltage connections to the power ring 202, while each bump pad connects to the appropriate adjacent power rail. This "checkerboard" pattern results in 30 equivalent balanced voltage and ground connections to the power ring 202 and does not use one of the 49 bump pads, supporting an odd number of bumps with an even number of power rails.

Such an arrangement can be advantageous when used in 35 connection with bump depopulation, where for manufacturing positioning concerns, a bump is removed from a regular pattern.

To provide a balanced core array, the odd bump should be located toward the center of the core array, but manufacturing positioning based on bump depopulation is ineffective if the missing bump is located in the exact center of the core array.

As a third preferred embodiment, the positioning of the I/O cells on the die may be relocated from the periphery of the die and the core power cells may be moved from the center of the die. This third preferred embodiment provides I/O bump pads at the expense of the power core bump pad block 11, and uses the power rails to transmit power to and from the I/O signal ring 211, thereby providing a mixed core-I/O voltage arrangement. This embodiment is used in situations where a single core and I/O power supply is employed. This embodiment provides an alternative in a large bump arrangement on the surface of the die 10, where core power requirements are not as critical, or where signal/power ratios dictate an increased quantity of I/O bump pads can be supported or a decreased quantity of power bumps are necessary to support the die.

As shown in FIG. 6, for an arrangement having a four to one power ratio, the Vdd bus 608 and Vss bus 609 and I/O cells 611 are located in the middle of the bump pads, with I/O bumps 601 and 602 located above I/O cells 611 and I/O bumps 603 and 604 below the I/O cells 611. The Vdd voltage bump 605 and Vss ground bump 606 are centrally located and aligned with the I/O bumps 601-604. Power and ground are supplied via Vdd bus 608 and Vss bus 609.

The elements of FIG. 6 are repeated over the die 10 and interspersed with the core power rails 701 and 702 shown in FIG. 7, thereby providing a separate core and I/O power arrangement. FIG. 7 illustrates an embodiment where N is 2, with two I/O cells and two power cells. I/O cells 611 are repeated along and across the die surface, providing the additional I/O for a fixed size region having less stringent power requirements. Power and I/O for this embodiment are routed to two edges of the die 10, and again a design supporting a rectangular die merely requires expanding the linear elements of FIG. 7 to accommodate die

dimensions.

Note that in accordance with the design of the preferred embodiment, the direction of the redistribution trace between the topmost I/O bump 601 and the corresponding I/O cell 609 is preferably in the opposite direction of the second topmost I/O cell 602 and its corresponding I/O cell 610. The same is true of the bottom bumps and their respective I/O cells. The alternating trace arrangement for adjacent linearly aligned bumps outlined above should be employed for the configuration shown in FIG. 6. That is, where the top redistribution trace from bump 601 is routed to the right of the linear bump array, the adjacent linear bump array preferably has its top redistribution trace routed to the left of the linear bump array.

A signal to power ratio greater having an odd number, such as five to one, would require an odd number of bump pads per each ground and power pad to operate in accordance with the design of FIG. 7. In such a case, an odd number of I/O pads would be linearly aligned at one end of the power bumps, and an even number at the opposite end. The number of bumps above and below the power pads must differ by one, but it is of no importance that the higher number be above or below, or the odd number above or below. Again, as with the preferred embodiment and in accordance with FIG. 7, the redistribution traces between the topmost I/O bump and the I/O cells in a linear array and the redistribution traces of adjacent arrays must be opposite in direction to provide balanced resistance, inductance, and parasitics.

If the package supports an allocation of more bumps than are usable for the die, the additional bumps may be designated as extra power bumps so that as the die grows and requires additional power, these extra bumps may be used instead of requiring a complete redesign. For example, if the signal to power requirement for the embodiment shown in FIGS. 2 and 3 was only three to one, the result would be a requirement for fewer I/O bumps. Aside from a rewiring of the edge regions and

creating corner regions having dimension 5 by 5, the additional row of bumps around the outside of power core bump pad block 201 could be allocated as power bumps and used for future upgrades to the die.

- 5 While the invention has been described in connection with specific embodiments thereof, it will be understood that the invention is capable of further modifications. This application is intended to cover any variations, uses or adaptations of the invention following, in general, the principles of the
10 invention, and including such departures from the present disclosure as come within known and customary practice within the art to which the invention pertains.

I CLAIM:

1. An arrangement of bump pads for use on a face of a semiconductor die having four edges, comprising:

5 a plurality of corner regions, each corner region comprising a first plurality of input/output bump pads and a first plurality of power bump pads, said corner regions each adjoining two edges of said die;

10 a plurality of edge regions comprising a second plurality of input/output bump pads and a second plurality of power bump pads, said edge regions located along the edges of said die and interleaved between said corner regions; and

a core power region comprising a third plurality of power bump pads, said power region centrally located within said edge regions and said corner groups.

15 2. The arrangement of bump pads of claim 1 wherein said plurality of edge regions comprise a plurality of linearly aligned bump pad arrays, each linearly aligned bump pad array comprising a plurality of input/output bump pads, a ground bump pad, and a voltage bump pad.

20 3. The arrangement of bump pads of claim 1 wherein said corner region comprises a corner region standard sector, at least one left corner region sector, and at least one top corner region sector.

25 4. The arrangement of bump pads of claim 1, further comprising a peripheral power bar passing through said corner regions and said edge regions.

30 5. The arrangement of bump pads of claim 4, further comprising a plurality of power rails traversing said power core and connecting the power bump pads in said power core with said peripheral power bar.

6. The arrangement of bump pads of claim 2, further

comprising a plurality of input/output cells located at the periphery of said corner regions and said edge regions, and a plurality of interconnections between said input/output bump pads of said corner regions and said edge regions and said 5 plurality of input/output cells.

7. The arrangement of bump pads of claim 3, further comprising a corner region edge sector.

8. The arrangement of bump pads of claim 3, wherein:

10 said standard signal group comprises a plurality of input/output bump pads, a ground bump pad, and a voltage bump pad, and all of said input/output bump pads, ground bump pad, and voltage bump pad are linearly aligned;

15 each left corner region sector contains a plurality of left sector input/output bump pads, a left sector voltage bump pad, and a left sector ground bump pad, wherein said left sector voltage bump pad and said left sector ground bump pad are no more than two bump pads from the edge of the die surface; and

20 each top corner region sector contains a plurality of top sector input/output bump pads, a top sector voltage bump pad, and a top sector ground bump pad, wherein said top sector voltage bump pad and said top sector ground bump pad are no more than two bump pads from the edge of the die surface.

9. A corner region arrangement of bump pads for use on a surface of a semiconductor die having four edges, said corner 25 region adjoining two edges of said semiconductor die surface, comprising a standard signal group and at least one corner region sector.

10. The corner region arrangement of Claim 9 wherein said at least one corner region sector comprises at least one pair of 30 matched corner region sectors.

11. The corner region arrangement of Claim 10 further

comprising a remaining sector.

12. The corner region arrangement of Claim 9 wherein said bump pads comprise a plurality of power bump pads and a plurality of I/O pads, wherein said power bump pads are within two bump pads of an edge of the die surface.

13. An arrangement of bumps for use on a flip-chip die, comprising:

at least one power bump;

a linearly aligned plurality of I/O bumps, wherein said linearly aligned I/O bumps are aligned with each power bump.

14. The arrangement of bumps of Claim 13, wherein each power bump is linearly aligned with and intermediate said linearly aligned I/O bumps.

15. The arrangement of bumps of Claim 14, wherein said ground and power bump and I/O bumps form an array, and said array is replicated linearly across the die surface, thereby forming a linear bump array arrangement.

16. The arrangement of bumps of Claim 15, further comprising a plurality of linear array bump arrangements interspersed with a plurality of linearly aligned core power bumps.

17. The arrangement of bumps of Claim 13, wherein every power bump is located at a single end of said I/O bumps.

18. The arrangement of bumps of Claim 13, further comprising:

a plurality of connections between said I/O bumps and a plurality of I/O cells;

a power ring; and

connections between said power and ground bumps and said

power ring.

19. The arrangement of bumps of Claim 13, comprising a connection between a first I/O bump located furthest from said power and ground bumps emanates in a first direction and a connection between an I/O bump neighboring said first I/O bump and proximately closer to said power and ground bumps emanates in a second direction.

20. The arrangement of bumps of Claim 19, wherein said first direction is opposite said second direction.

10 21. The arrangement of bumps of Claim 19, wherein said connections from said I/O bumps to said I/O cells are approximately equal in length, thereby providing balance in I/O connections.

15 22. A method for distributing connection pads on a surface of a semiconductor die, said method comprising the steps of:
calculating a power-signal ratio;
establishing a number N of I/O cells to be allocated per power cell group;
arranging the N I/O cells and power cell groups linearly
20 and repeating said linear arrangement within four edge groups on the surface of the die;
allocating four corner regions, one corner region in each corner of the die surface;
arranging a core power group within the center of said edge
25 groups and said corner regions.

1 / 23. A method for designing a corner region arrangement of a plurality of I/O bump pads and power bump pads on a die having four edges, comprising the steps of:
establishing a corner region size based on the ratio of I/O
30 bump pads to power bump pads;
designating a first bump pad row;

setting a counter M to one;

designing an M+1 sector by designating as many bump pads as may be located within the leftmost column to belong to the M+1 sector;

5 designing an M+2 sector by designating as many bump pads as may be located within the topmost row to belong to the M+2 sector;

filling the remainder of the M+1 sector by designating bump pads within the top of the leftmost remaining column to belong
10 to the sector;

filling the remainder of the M+2 sector by designating bump pads on the left of the topmost remaining row to belong to the sector;

evaluating whether the sector is complete, and if the
15 sector is incomplete, repeating said M+1 filling step and said
M+2 filling step until the sector is complete;

incrementing the counter to M+2;

deciding whether more than one sector remains, and
repeating said M+1 sector design step and all subsequent steps
20 when one more than one sector remains until one or less sectors
remain; and

determining whether one sector remains and if one sector
remains designating all remaining undesigned bumps to the
final sector.


25 24. The method of Claim 23 further comprising the step of
designating two bump pads in each sector closest to an edge of
the die as power bump pads, wherein said two bump pad
designating step is subsequent to said one sector remaining
determining step.

30 25. The method of Claim 24 further comprising the step of
providing balanced connections between said bump pads and a
power ring and a plurality of I/O cells located near the edge of
said die.

ABSTRACT OF THE DISCLOSURE

An arrangement of bump pads for use on a face of a flip-chip semiconductor die. The arrangement comprises four corner regions, each corner region comprising multiple I/O bump pads and power bump pads. The corner regions are specialized bump arrangements depending upon the size of the die, signal to power ratios, and the core power requirements. The die arrangement also comprises multiple edge regions having multiple I/O bump pads and power bump pads. The edge regions are located along the edges of the die and are interleaved between the corner regions. The dimensions of the corner regions and the edge regions depend upon the power to signal ratio of the region. Also provided is a core power region having multiple power bump pads, centrally located within the edge regions and the corner groups. Core requirements mandating an odd number of rows and columns of bumps for the core require a special "checkerboard" arrangement also provided. Connections between the bumps and the edge of the die surface are shown. According to a second embodiment, there is provided a die surface arrangement with two power bumps, one live voltage, or power, bump and one ground bump, and multiple I/O bumps, all bumps linearly aligned, with the ground and power bumps both located intermediate between the I/O bumps. The ground, power, and I/O bumps form an array, and this array is replicated linearly across the die surface forming a linear array arrangement having alternately directed redistribution traces. The die surface arrangement comprises multiple linear array arrangements interspersed with multiple linearly aligned core power bumps.

Fig. 1







Fig. 2



三
15




Fig. 4B




FIG. 4a

204


211

s_1	s_1	s_1	s_1	s_1	V_{dd1}	V_{ss1}
0	0	0	0	0	0	0
s_2	s_3	s_3	s_3	s_3	\bar{V}_{dd3}	\bar{V}_{ss3}
0	0	0	0	0	0	0
s_2	s_2	s_3	s_5	s_5	\bar{V}_{dd5}	\bar{V}_{ss5}
0	0	0	0	0	0	0
s_2	s_4	s_4	s_5	s_5	s_5	s_7
0	0	0	0	0	0	0
s_2	s_4	s_4	s_6	s_7	\bar{V}_{dd7}	\bar{V}_{ss7}
0	0	0	0	0	0	0
V_{dd2}	s_4	s_4	V_{dd6}	s_6	s_7	s_7
0	0	0	0	0	0	0
V_{ss2}	V_{ss4}	s_6	V_{ss6}	s_6	s_6	s_7
0	0	0	0	0	0	0

Fig. 4c

F(G) AD

Fig. 4E






Fig. 4F

Fig. 5

φ_{VSS}	\oplus_{VLL}	φ_{VSS}	\oplus_{VLL}	φ_{VSS}	\oplus_{VLL}	φ_{VSS}
\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}
φ_{VLL}	\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}	φ_{VLL}
φ_{VLL}	\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}	φ_{VLL}
φ_{VLL}	\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}	φ_{VLL}
φ_{VLL}	\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}	φ_{VLL}
φ_{VLL}	\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}	φ_{VLL}
φ_{VLL}	\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}	φ_{VLL}	\oplus_{VLL}	φ_{VLL}

11/11/96

Fig. 7







Fig. 6

DECLARATION, POWER OF ATTORNEY AND PETITION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled FLIP CHIP BUMP DISTRIBUTION ON DIE _____ the specification of which

(check one) X is attached hereto _____ was filed on _____ as

Application Serial No. _____ and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application of which priority is claimed.

Prior Foreign Application(s)

			Priority Claimed	
(Number)	(Country)	(Day, month, year filed)	Yes	No
(Number)	(Country)	(Day, month, year filed)	Yes	No
(Number)	(Country)	(Day, month, year filed)	Yes	No

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a), regarding events which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	Filing Date	(Status: Patented, pending, abandoned)
(Application Serial No.)	Filing Date	(Status: Patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

And I hereby appoint W. POMS, Reg. 18,782; G.P. SMITH, Reg. 20,142; G.E. LANDE, Reg. 22,222; A.C. ROSE, Reg. 17,047; L.J. BOVASSO, Reg. 24,075; B.R. GANS, Reg. 27,443; D.J. OLDENKAMP, Reg. 29,421; C. DARROW, Reg. 30,166; M.D. HARRIS, Reg. 26,690; K.A. MACLEAN, Reg. 31,118; C. ROSENBERG, Reg. 31,464; M.E. BROWN, Reg. 28,590; E.F. O'CONNOR, Reg. 25,903; J.A. HENRICKS, Reg. 31,168; R.F. CARR, Reg. 17,110; A. ROTHEMBERG, Reg. 17,843; R.L. GAUSEWITZ, Reg. 16,960; M.A. KONDZELLA, Reg. 18,013; T.L. MILLER, Reg. 29,568; A.P. BLOCK, Reg. 35,450; S.E. SHAPIRO, Reg. 35,676; S.W. SMYRSKI, Reg. 38,312; S.R. HANSEN, Reg. 38,486; D. LARSON, Reg. 29,401; J. INSKEEP, Reg. 33,910; C.A. SLAVIN, Reg. 35,362; P.L. HOLMES, Reg. 37,353; J.D. VOELZKE, Reg. 37,957; and E.K. SATERMO, Reg. 40,159, whose address is POMS, SMITH, LANDE & ROSE, Professional Corporation, 2029 Century Park East, 38th Floor, Los Angeles, California 90067-3024, Telephone (310) 788-5000, as my attorneys with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith.

Please send all correspondence to:
POMS, SMITH, LANDE & ROSE
2029 Century Park East, 38th Floor
Los Angeles, CA 90067-3024
Attn: Steven E. Shapiro
(310) 788-5000

and I hereby further appoint:


Kevin P. McAndrews, Reg. No. 34,496
Franklyn C. Weiss, Reg. No. 23,041
David G. Pursel, Reg. No. 28,659

whose address is:

LSI LOGIC CORPORATION
1551 McCarthy Boulevard
Milpitas, CA 95035
(408) 433-8000

as their attorneys to prosecute said application and to transact in connection therewith all business in the Patent and Trademark Office and before competent International authorities.

Wherefore I pray that Letters Patent be granted to me for the invention or discovery described and claimed in the foregoing specification and claims, and I hereby subscribe my name to the foregoing specification and claims, declaration, power of attorney, and this petition.

Full name of sole or first inventor Mike Liang
Inventor's signature 
Date Nov 11 1994
Residence 1904 Everglades Dr., Milpitas, California 95035
Citizenship United States of America
Post Office Address LSI Logic Corporation, 1551 McCarthy Blvd., MS/D-106, Milpitas, CA 95035

Full name of second inventor, if any _____
Inventor's signature _____ Date _____
Residence _____
Citizenship _____
Post Office Address _____

(Supply similar information and signature for third and subsequent joint inventors)